Heykuki News

TopNewBestAskShowJobs
TopNewBestAskShowJobs
91.
Linux running inside a PDF file via a RISC-V emulator (github.com/ading2210)
183 points
shantara
a year ago
38 comments
92.
Ariane RISC-V CPU (github.com/pulp-platform)
171 points
nickik
8 years ago
43 comments
93.
Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU (github.com/gsmecher)
171 points
gsmecher
4 years ago
38 comments
94.
Fast RISC-V-based scripting back end for game engines (github.com/fwsGonzo)
159 points
fwsgonzo
2 years ago
84 comments
95.
A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU) (github.com/ben-j-c)
154 points
signa11
2 months ago
22 comments
96.
Western Digital SweRV RISC-V Core (github.com/chipsalliance)
153 points
ch_sm
6 years ago
59 comments
97.
Ripes: Visual computer architecture simulator, assembly code editor for RISC-V (github.com/mortbopet)
151 points
ingve
3 years ago
14 comments
98.
LuaJIT PR: Add Support for RISC-V 64 (github.com/LuaJIT)
146 points
ignota
2 years ago
53 comments
99.
RVVM – The RISC-V Virtual Machine (github.com/LekKit)
140 points
api
3 years ago
65 comments
100.
RVVM – RISC-V Virtual Machine (github.com/lekkit)
129 points
rvenjoyer
5 years ago
16 comments
101.
A FPGA friendly 32 bit RISC-V CPU implementation (github.com/SpinalHDL)
121 points
_benj
a year ago
54 comments
102.
IceStick Tutorial: experience FPGA design and RISC-V using $40 FPGA device (github.com/BrunoLevy)
119 points
homarp
5 years ago
46 comments
103.
T1: A RISC-V Vector processor implementation (github.com/chipsalliance)
117 points
namanyayg
a year ago
19 comments
104.
Show HN: Anos – a hand-written ~100KiB microkernel for x86-64 and RISC-V (github.com/roscopeco)
115 points
noone_youknow
2 months ago
32 comments
105.
Jupiter: RISC-V Assembler and Runtime Simulator (github.com/andrescv)
112 points
eatonphil
7 years ago
7 comments
106.
NanoKVM: Affordable, Multifunctional, Nano RISC-V IP-KVM (github.com/sipeed)
111 points
rcarmo
2 years ago
55 comments
107.
Show HN: IDE for Learning RISC-V (github.com/TheThirdOne)
105 points
thethirdone
7 years ago
30 comments
108.
An FPGA-friendly 32-bit RISC-V CPU implementation (github.com/SpinalHDL)
102 points
Dolu
9 years ago
43 comments
109.
VeriGPU: GPU in Verilog loosely based on RISC-V ISA (github.com/hughperkins)
101 points
btdmaster
4 years ago
23 comments
110.
Open-source soft-core RISC-V SoC with gdb support (github.com/stnolting)
94 points
_quarks_
5 years ago
18 comments
111.
A minimal operating system (2K LOC) on QEMU and a RISC-V board (github.com/yhzhang0128)
87 points
lioeters
3 years ago
19 comments
112.
SiFive open sources RISC-V chips (github.com/sifive)
85 points
erichocean
10 years ago
21 comments
113.
Glacial – Microcoded RISC-V core designed for low FPGA resource utilization (github.com/brouhaha)
78 points
peter_d_sherman
5 years ago
51 comments
114.
ORCA – An implementation of RISC-V intended to target FPGAs (github.com/VectorBlox)
77 points
vanjoe
10 years ago
14 comments
115.
The Ice-V: a simple, compact RISC-V RV32I implementation in Silice (github.com/sylefeb)
75 points
kqr2
5 years ago
26 comments
116.
Show HN: New RISC-V emulator for Computer Science education (github.com/gboncoffee)
71 points
gboncoffee
2 years ago
14 comments
117.
Multiplix, operating system kernel for RISC-V and AArch64 SBCs (github.com/zyedidia)
70 points
yawniek
3 years ago
26 comments
118.
Emuko: Fast RISC-V emulator written in Rust, boots Linux (github.com/wkoszek)
70 points
felipap
3 months ago
6 comments
119.
Mojo-V: Secret Computation for RISC-V (github.com/toddmaustin)
66 points
fork-bomber
7 months ago
28 comments
120.
Show HN: A pipelined RISC-V processor written in VHDL (github.com/inforichland)
65 points
inforichland
11 years ago
29 comments
More