T1: A RISC-V Vector processor implementation | Heykuki News