Search: github.com/risc0 | Heykuki News

Heykuki News

Top New Best Ask Show Jobs

Top New Best Ask Show Jobs

91.

Educational OS Labs for RISC-V CPU (github.com/chyyuu)

2 points

8 years ago

92.

An ex-ARM engineer critiques RISC-V (gist.github.com)

350 points

6 years ago

93.

Verilog sources for Western Digital's open source RISC-V core (github.com/westerndigitalcorporation)

320 points

7 years ago

94.

Computerraria: A fully compliant RISC-V computer inside Terraria (github.com/misprit7)

289 points

3 years ago

95.

Open source RISC-V implemented from scratch in one night (github.com/darklife)

272 points

8 years ago

96.

XiangShan – Open-source high performance RISC-V processor (github.com/OpenXiangShan)

270 points

a year ago

97.

Open-source high-performance RISC-V processor (github.com/OpenXiangShan)

262 points

3 years ago

98.

Lion: A formally verified, 5-stage pipeline RISC-V core (github.com/standardsemiconductor)

241 points

5 years ago

99.

Writing an OS in Rust to run on RISC-V (gist.github.com)

229 points

3 years ago

100.

Ariane RISC-V CPU – An open source CPU capable of booting Linux (github.com/openhwgroup)

210 points

6 years ago

101.

Open source RISC-V GPGPU (github.com/vortexgpgpu)

207 points

5 years ago

102.

A tiny C header-only RISC-V emulator (github.com/cnlohr)

205 points

4 years ago

103.

Octox: Unix-like OS in Rust inspired by xv6-riscv (github.com/o8vm)

190 points

3 years ago

104.

Show HN: RISC-V core written in 600 lines of C89 (github.com/mnurzia)

190 points

3 years ago

105.

Linux running inside a PDF file via a RISC-V emulator (github.com/ading2210)

183 points

a year ago

106.

Ariane RISC-V CPU (github.com/pulp-platform)

171 points

8 years ago

107.

Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU (github.com/gsmecher)

171 points

4 years ago

108.

Fast RISC-V-based scripting back end for game engines (github.com/fwsGonzo)

159 points

2 years ago

109.

A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU) (github.com/ben-j-c)

154 points

2 months ago

110.

Western Digital SweRV RISC-V Core (github.com/chipsalliance)

153 points

6 years ago

111.

Ripes: Visual computer architecture simulator, assembly code editor for RISC-V (github.com/mortbopet)

151 points

3 years ago

112.

LuaJIT PR: Add Support for RISC-V 64 (github.com/LuaJIT)

146 points

2 years ago

113.

RVVM – The RISC-V Virtual Machine (github.com/LekKit)

140 points

3 years ago

114.

RVVM – RISC-V Virtual Machine (github.com/lekkit)

129 points

5 years ago

115.

A FPGA friendly 32 bit RISC-V CPU implementation (github.com/SpinalHDL)

121 points

a year ago

116.

IceStick Tutorial: experience FPGA design and RISC-V using $40 FPGA device (github.com/BrunoLevy)

119 points

5 years ago

117.

ZipCPU – A small, lightweight, RISC soft core in Verilog (github.com/ZipCPU)

118 points

7 years ago

118.

T1: A RISC-V Vector processor implementation (github.com/chipsalliance)

117 points

a year ago

119.

Show HN: Anos – a hand-written ~100KiB microkernel for x86-64 and RISC-V (github.com/roscopeco)

115 points

2 months ago

120.

Jupiter: RISC-V Assembler and Runtime Simulator (github.com/andrescv)

112 points

7 years ago