Search: github.com/riscv | Heykuki News

Heykuki News

Top New Best Ask Show Jobs

Top New Best Ask Show Jobs

211.

Ripes: RISC-V instruction set architecture simulator and assembly code editor (github.com/mortbopet)

3 points

6 years ago

212.

WASC: an efficient WebAssembly to RISC-V AOT compiler (github.com/mohanson)

3 points

6 years ago

213.

Ripes: A graphical processor simulator and assembly editor for the RISC-V ISA (github.com/mortbopet)

3 points

6 years ago

214.

PicoRV32 – A Size-Optimized RISC-V CPU (github.com/cliffordwolf)

3 points

6 years ago

215.

Show HN: C++ RISC-V userspace emulator (github.com/fwsGonzo)

3 points

7 years ago

216.

Ripes: A graphical 5-stage RISC-V pipeline simulator and assembly editor (github.com/mortbopet)

3 points

7 years ago

217.

Chatassembler is a RISC-V assembler that's over 10 times faster than GCC (github.com/Slackadays)

2 points

a year ago

218.

Show HN: An educational RISC-V IDE, RARS, releases v1.3 (github.com/TheThirdOne)

2 points

7 years ago

219.

Felix – Run x86 and x86-64 games on RISC-V Linux (github.com/OFFTKP)

2 points

10 months ago

220.

Go_emu: Go lang RISC-V 5 stage pipeline emulator (github.com/nobotro)

2 points

2 years ago

221.

A simple superscalar out of order RISC-V (micro)processor (github.com/mathis-s)

2 points

2 years ago

222.

No-MMU Linux Capable RISC-V SoC (github.com/regymm)

2 points

4 years ago

223.

The CORE-V CVA6 is a RISC-V CPU capable of booting Linux (github.com/openhwgroup)

2 points

4 years ago

224.

Show HN: Porting RISCOF to a new RISC-V target (github.com/stnolting)

2 points

youre_the_voice

4 years ago

225.

Rvscript: Fast RISC-V-based scripting back end for game engines (github.com/fwsGonzo)

2 points

4 years ago

226.

Adding newlib system calls to a bare-metal RISC-V platform (github.com/stnolting)

2 points

4 years ago

227.

Ripes: Visual computer RISC-V architecture simulator and assembly code editor (github.com/mortbopet)

2 points

4 years ago

228.

Show HN: Superscalar RISC-V CPU written in Clash (github.com/losfair)

2 points

5 years ago

229.

Show HN: Xv6 OS port to Nezha D1 RISC-V board (github.com/michaelengel)

2 points

5 years ago

230.

Show HN: DerzForth – Bare-metal Forth implementation for RISC-V (github.com/theandrew168)

2 points

5 years ago

231.

Rvc – RISC-V in C / HLSL (github.com/PiMaker)

2 points

5 years ago

232.

Open-source RISC-V soft-core NEORV32 adds on-chip debugger support (github.com/stnolting)

2 points

5 years ago

233.

RISC-V Instruction Set Simulator Built for Education (github.com/vmmc2)

2 points

6 years ago

234.

PicoRV32 – A Size-Optimized RISC-V CPU (github.com/cliffordwolf)

2 points

6 years ago

235.

RVScript: Fast RISC-V-based scripting back end for game engines (github.com/fwsGonzo)

2 points

6 years ago

236.

RSD: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor (github.com/rsd-devel)

2 points

6 years ago

237.

LowRISC Ibex – Open Hardware 32-Bit RISC-V CPU with a 2-Stage Pipeline (github.com/lowRISC)

2 points

peter_d_sherman

7 years ago

238.

RISC-V CPU with simple 5-stage in-order pipeline for FPGA (github.com/bluespec)

2 points

8 years ago

239.

PicoRV32 – A Size-Optimized RISC-V CPU (github.com/cliffordwolf)

2 points

11 years ago

240.

The NEORV32 RISC-V soft-core microcontroller (github.com/stnolting)

1 point

5 years ago