Heykuki News
Top
New
Best
Ask
Show
Jobs
Toggle theme
Login
Top
New
Best
Ask
Show
Jobs
91.
▲
Show HN: rust-based kernel with asynchronous context switching
(github.com/xiaoyang-sde)
1 point
xasiimov
3 years ago
1 comment
92.
▲
Python RiscV Core
(github.com/cjdrake)
2 points
vortexfever
a year ago
discuss
93.
▲
Educational OS Labs for RISC-V CPU
(github.com/chyyuu)
2 points
chyyuu
8 years ago
discuss
94.
▲
An ex-ARM engineer critiques RISC-V
(gist.github.com)
350 points
ducktective
6 years ago
249 comments
95.
▲
Verilog sources for Western Digital's open source RISC-V core
(github.com/westerndigitalcorporation)
320 points
obl
7 years ago
78 comments
96.
▲
Computerraria: A fully compliant RISC-V computer inside Terraria
(github.com/misprit7)
289 points
inickt
3 years ago
41 comments
97.
▲
Open source RISC-V implemented from scratch in one night
(github.com/darklife)
272 points
guigg
8 years ago
109 comments
98.
▲
XiangShan – Open-source high performance RISC-V processor
(github.com/OpenXiangShan)
270 points
gjvc
a year ago
98 comments
99.
▲
Open-source high-performance RISC-V processor
(github.com/OpenXiangShan)
262 points
burakemir
3 years ago
109 comments
100.
▲
Lion: A formally verified, 5-stage pipeline RISC-V core
(github.com/standardsemiconductor)
241 points
varbhat
5 years ago
81 comments
101.
▲
Writing an OS in Rust to run on RISC-V
(gist.github.com)
229 points
favourable
3 years ago
72 comments
102.
▲
Ariane RISC-V CPU – An open source CPU capable of booting Linux
(github.com/openhwgroup)
210 points
grlass
6 years ago
34 comments
103.
▲
Open source RISC-V GPGPU
(github.com/vortexgpgpu)
207 points
1ntEgr8
5 years ago
58 comments
104.
▲
A tiny C header-only RISC-V emulator
(github.com/cnlohr)
205 points
todsacerdoti
4 years ago
22 comments
105.
▲
Octox: Unix-like OS in Rust inspired by xv6-riscv
(github.com/o8vm)
190 points
o8vm
3 years ago
119 comments
106.
▲
Show HN: RISC-V core written in 600 lines of C89
(github.com/mnurzia)
190 points
mnurzia
3 years ago
83 comments
107.
▲
Linux running inside a PDF file via a RISC-V emulator
(github.com/ading2210)
183 points
shantara
a year ago
38 comments
108.
▲
Ariane RISC-V CPU
(github.com/pulp-platform)
171 points
nickik
8 years ago
43 comments
109.
▲
Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU
(github.com/gsmecher)
171 points
gsmecher
4 years ago
38 comments
110.
▲
Fast RISC-V-based scripting back end for game engines
(github.com/fwsGonzo)
159 points
fwsgonzo
2 years ago
84 comments
111.
▲
A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU)
(github.com/ben-j-c)
154 points
signa11
2 months ago
22 comments
112.
▲
Western Digital SweRV RISC-V Core
(github.com/chipsalliance)
153 points
ch_sm
6 years ago
59 comments
113.
▲
Ripes: Visual computer architecture simulator, assembly code editor for RISC-V
(github.com/mortbopet)
151 points
ingve
3 years ago
14 comments
114.
▲
LuaJIT PR: Add Support for RISC-V 64
(github.com/LuaJIT)
146 points
ignota
2 years ago
53 comments
115.
▲
Shellfirm: Intercept risky patterns at the command line
(github.com/kaplanelad)
145 points
eladkaplan
4 years ago
74 comments
116.
▲
RVVM – The RISC-V Virtual Machine
(github.com/LekKit)
140 points
api
3 years ago
65 comments
117.
▲
RVVM – RISC-V Virtual Machine
(github.com/lekkit)
129 points
rvenjoyer
5 years ago
16 comments
118.
▲
Show HN: CLI that spots fake GitHub stars, risky dependencies and licence traps
(github.com/m-ahmed-elbeskeri)
122 points
artski
a year ago
72 comments
119.
▲
A FPGA friendly 32 bit RISC-V CPU implementation
(github.com/SpinalHDL)
121 points
_benj
a year ago
54 comments
120.
▲
IceStick Tutorial: experience FPGA design and RISC-V using $40 FPGA device
(github.com/BrunoLevy)
119 points
homarp
5 years ago
46 comments
More