Heykuki News
Top
New
Best
Ask
Show
Jobs
Toggle theme
Login
Top
New
Best
Ask
Show
Jobs
Opensouce RISC-V CPU core implemented in Verilog from scratch in one night
github.com/darklife
4 points
delduca
a year ago
4 comments
Loading...
Opensouce RISC-V CPU core implemented in Verilog from scratch in one night | Heykuki News