Verilog for all proposed RISC-V bitmanip instructions | Heykuki News